Skip to content

Conversation

@rajaganeshr
Copy link
Collaborator

Introduce a BiosTarget parameter for AMD Venice CRBs to select P0/P1 local/remote BIOS SPI flashes.

Introduce a BiosTarget parameter for AMD Venice CRBs to select P0/P1 local/remote
BIOS SPI flashes.

Signed-off-by: Rajaganesh Rathinasabapathi <Rajaganesh.Rathinasabapathi@amd.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants